An optimal algorithm for allocation, placement, and delay assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs.

Kyoung-Hwan Lim, Taewhan Kim

Browse the full ASPDAC paper archive.