An efficient algorithm of adjustable delay buffer insertion for clock skew minimization in multiple dynamic supply voltage designs.

Kuan-Yu Lin, Hong-Ting Lin, Tsung-Yi Ho

Browse the full ASPDAC paper archive.