Automatic generation of Cycle Accurate and Cycle Count Accurate transaction level bus models from a formal model.

Chen Kang Lo, Ren-Song Tsay

Browse the full ASPDAC paper archive.