Accelerating SAT-based Boolean matching for heterogeneous FPGAs using one-hot encoding and CEGAR technique.

Yusuke Matsunaga

Browse the full ASPDAC paper archive.