An integer programming placement approach to FPGA clock power reduction.

Alireza Rakhshanfar, Jason Helge Anderson

Browse the full ASPDAC paper archive.