A cycle-based synthesis algorithm for reversible logic.

Zahra Sasanian, Mehdi Saeedi, Mehdi Sedighi, Morteza Saheb Zamani

Browse the full ASPDAC paper archive.