A static and dynamic energy reduction technique for I-cache and BTB in embedded processors.

Hidenori Sato, Toshinori Sato

Browse the full ASPDAC paper archive.