Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA).

Aviral Shrivastava, Nikil D. Dutt

Browse the full ASPDAC paper archive.