Skip to content

Design and verification using high-level synthesis.

Andrs Takach

VenueBASPDAC
Year2016
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.