An approach to topology synthesis of analog circuits using hierarchical blocks and symbolic analysis.

Xiaoying Wang, Lars Hedrich

Browse the full ASPDAC paper archive.