Skip to content

Power minization in LUT-based FPGA technology mapping.

Zhi-Hong Wang, En-Cheng Liu, Jianbang Lai, Ting-Chi Wang

VenueBASPDAC
Year2001
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.