An integrated and automated memory optimization flow for FPGA behavioral synthesis.

Yuxin Wang, Peng Zhang, Xu Cheng, Jason Cong

Browse the full ASPDAC paper archive.