A novel wirelength-driven packing algorithm for FPGAs with adaptive logic modules.

Sheng-Kai Wu, Po-Yi Hsu, Wai-Kei Mak

Browse the full ASPDAC paper archive.