A high-speed PLA using array logic circuits with latch sense amplifiers and a charge sharing scheme.

Hiroaki Yamaoka, Makoto Ikeda, Kunihiro Asada

Browse the full ASPDAC paper archive.