An FPGA implementation of low-density parity-check code decoder with multi-rate capability.

Lei Yang, Manyuan Shen, Hui Liu, Chuanjin Richard Shi

Browse the full ASPDAC paper archive.