Skip to content

Buffering global interconnects in structured ASIC design.

Tianpei Zhang, Sachin S. Sapatnekar

VenueBASPDAC
Year2005
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.