A Method for Evaluating Upper Bound of Simultaneous Switching Gates Using Circuit Partition.

Kai Zhang, Tsuyoshi Shinogi, Haruhiko Takase, Terumine Hayashi

Browse the full ASPDAC paper archive.