Quad-multiplier packing based on customized floating point for convolutional neural networks on FPGA.

Zhifeng Zhang, Dajiang Zhou, Shihao Wang, Shinji Kimura

Browse the full ASPDAC paper archive.