Power and slew-aware clock network design for through-silicon-via (TSV) based 3D ICs.

Xin Zhao, Sung Kyu Lim

Browse the full ASPDAC paper archive.