Floorplan Optimization for Hierarchical VLSI Design.

Chia-Pin R. Liu

Browse the full CAINE paper archive.