Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies.

Fazal Hameed, Lars Bauer, Jrg Henkel

Browse the full CASES paper archive.