A pipelined processor suitable for a bus-based parallel architecture.

Behnam S. Arad, Hung-Ru Shih

Browse the full CATA paper archive.