A Novel Floorplanning for Hierarchical VLSI Design.

Chia-Pin R. Liu

Browse the full CATA paper archive.