Modular model checking of VLSI designs described in VHDL.

Fahim Rahim-Sarwary, Emmanuelle Encrenaz, Michel Minoux, Rajesh K. Bawa

Browse the full CATA paper archive.