A Low-Latency Memory-Efficient IPv6 Lookup Engine Implemented on FPGA Using High-Level Synthesis.

Thibaut Stimpfling, J. M. Pierre Langlois, Normand Blanger, Yvon Savaria

Browse the full CCGRID paper archive.