An Optimized S-Box Circuit Architecture for Low Power AES Design.

Sumio Morioka, Akashi Satoh

Browse the full CHES paper archive.