Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure?

Franois-Xavier Standaert, Siddika Berna rs, Bart Preneel

Browse the full CHES paper archive.