Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets.

Marleen Ad, Rudy Lauwereins, J. A. Peperstraete

Browse the full DAC paper archive.