A generic micro-architectural test plan approach for microprocessor verification.

Allon Adir, Hezi Azatchi, Eyal Bin, Ofer Peled, Kirill Shoikhet

Browse the full DAC paper archive.