Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design.

Nisar Ahmed, Mohammad Tehranipoor, Vinay Jayaram

Browse the full DAC paper archive.