Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics.
Donald G. Baltus
,
Jonathan Allen
Venue
A*
DAC
Year
1988
Proceedings
DAC
DBLP record
conf/dac/BaltusA88 ↗
Browse the full
DAC paper archive
.