Skip to content

SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics.

Donald G. Baltus, Jonathan Allen

VenueA*DAC
Year1988
ProceedingsDAC

Browse the full DAC paper archive.