Skip to content

A heuristic chip-level test generation algorithm.

Daniel S. Barclay, James R. Armstrong

VenueA*DAC
Year1986
ProceedingsDAC

Browse the full DAC paper archive.