Skip to content

Delay Fault Test Generation for Scan/Hold Circuits Using Boolean Expressions.

Debashis Bhattacharya, Prathima Agrawal, Vishwani D. Agrawal

VenueA*DAC
Year1992
ProceedingsDAC

Browse the full DAC paper archive.