Electrical Debugging of Synchronous MOS VLSI Circuits Exploiting Analysis of the Intended Logic Behaviour.

Ivo Bolsens, W. De Rammelaere, Luc J. M. Claesen, Hugo De Man

Browse the full DAC paper archive.