High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system.

Vince E. Boros, Aleksandar D. Rakic, Sri Parameswaran

Browse the full DAC paper archive.