Simulation based deadlock analysis for system level designs.

Xi Chen, Abhijit Davare, Harry Hsieh, Alberto L. Sangiovanni-Vincentelli, Yosinori Watanabe

Browse the full DAC paper archive.