An analytical method for compacting routing area in integrated circuits.

Maciej J. Ciesielski, Edwin Kinnen

Browse the full DAC paper archive.