Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling.

Florentin Dartu, Lawrence T. Pileggi

Browse the full DAC paper archive.