Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
TETA: Transistor-Level Engine for Timing Analysis.
Florentin Dartu
,
Lawrence T. Pileggi
Venue
A*
DAC
Year
1998
Proceedings
DAC
DBLP record
conf/dac/DartuP98 ↗
Browse the full
DAC paper archive
.