Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits.

Yutaka Deguchi, Nagisa Ishiura, Shuzo Yajima

Browse the full DAC paper archive.