Certified Timing Verification and the Transition Delay of a Logic Circuit.

Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert R. Wang

Browse the full DAC paper archive.