Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages.

Feng Gao, John P. Hayes

Browse the full DAC paper archive.