Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture.

Fazal Hameed, Lars Bauer, Jrg Henkel

Browse the full DAC paper archive.