Random modulo: a new processor cache design for real-time critical systems.

Carles Hernndez, Jaume Abella, Andrea Gianarro, Jan Andersson, Francisco J. Cazorla

Browse the full DAC paper archive.