Improving worst-case cache performance through selective bypassing and register-indexed cache.

Mohamed Ismail, Daniel Lo, G. Edward Suh

Browse the full DAC paper archive.