Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization.
Hochang Jang
,
Taewhan Kim
Venue
A*
DAC
Year
2009
Proceedings
DAC
DBLP record
conf/dac/JangK09 ↗
Browse the full
DAC paper archive
.