VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers.
Ireneusz Janiszewski, Bernhard Hoppe, Hermann Meuth
Browse the full DAC paper archive.
Ireneusz Janiszewski, Bernhard Hoppe, Hermann Meuth
Browse the full DAC paper archive.