Skip to content

Circuit-wise buffer insertion and gate sizing algorithm with scalability.

Zhanyuan Jiang, Weiping Shi

VenueA*DAC
Year2008
ProceedingsDAC

Browse the full DAC paper archive.