Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs.

Adwait Jog, Asit K. Mishra, Cong Xu, Yuan Xie, Vijaykrishnan Narayanan, Ravishankar R. Iyer, Chita R. Das

Browse the full DAC paper archive.