Skip to content

Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop.

Kunhyuk Kang, Keejong Kim, Kaushik Roy

VenueA*DAC
Year2007
ProceedingsDAC

Browse the full DAC paper archive.