Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop.
Kunhyuk Kang
,
Keejong Kim
,
Kaushik Roy
Venue
A*
DAC
Year
2007
Proceedings
DAC
DBLP record
conf/dac/KangKR07 ↗
Browse the full
DAC paper archive
.